Abetract-The bandwidth of the input artificial line in a distributed amplifier is the main band limiting factor. By choosing this impedance properly the bandwidth of a distributed amplifier can be maximized. A four section GaAs MES-FET distributed amplifier is designed using this strategy. The fabricated MMIC amplifier gives satisfactory performance. By adding proper length of series transmission lines in the drain side, the gain and the gain flatness of the amplifier can be further improved. This fact is presented via simulation results. The superior gain potential of cascode connected FETs is also demonstrated [2].
INTRODUCTION
Distributed amplification is a way of adding device transconductances without adding device parasitic capacitances. In this amplification technique the input and output capacitances of the FETs are linked through inductors to form artificial transmission lines. The two artificial lines, the gate-line and the drain-line. are designed to match the load and source impedances in such a way that the return losses are above some specified limit. This limit is typically taken to be 10 dB. By o p timizing the gate-line impedance the frequency band of the amplifier can be maximized. The typical structure of a distributed amplifier is shown in Fig. 1. 
AMPLIFIER DESIGN GUIDELINES
An artificial line is a cascaded constantlk network. The characteristic impedance of an artificial line is given as,
Fig. 1: Schematic of a Distributed Amplifier
When FETs are used a the active devices of distributed amplifiers, the artificial lines become lossy (Fig. 2) . The gateline contains a resistance in series with the capacitor, and the drain-line contains a conductance to the ground in parallel with the capacitor. The characteristic impedance expressions of these r e sistive artificial lines are more complicated. For the gateline, the series resistance can be n e glected for frequencies at which the magnitude of the impedance of the capacitor is larger; where, 2, = and w, = 2/m.
For the drain-line, the shunt conductance can be n e glected for frequencies at which the magnitude of the conductance of the capacitor is larger; pair that m aimizes the bandwidth of an artificial line. Note that, this optimum (Zo, w , ) pair depends on the reference impedance level(e.g., 50R), and the bandwidth definition (e.g, return loss greater than 10 dB). The gate capacitance of a MESFET is larger than the drain capacitance, so the bandwidth of the gate-line is narrower than the bandwidth of the drain-line, and determines the overall bandwidth of the amplifier. Thus, the gateline design must be done first. Then, the drain-line must be designed to match the load, and the phase shifts of the gate and drain lines must be equalized.
The gate and drain-lines must be terminated with resistive loads in order to have the unwanted signals dissipate on these resistive loads. Single resistors close to the artificial line impedances can do the termination job well.
The resistive losses are the causes of the attenuation in artificial lines. Hence, in gain determination the losses of the artificial lines can not be neglected. No matter how small the attenuation per section is, the total attenuation of a distributed amplifier increases geometrically with increasing number of sections. On the other hand, the gain of a distributed amplifier increases arithmetically (addition of the transconductances). When the artificial line losses are included, the gain of a distributed amplifier can be found as the product of two terms (under perfect load and termination conditions): By adding small capacitances to the drains of the FETs we can have a control over W d , the lower end of the bandwidth.
DESIGNS AND LAYOUTS
Following the guidelines given above, the first design shown in Fig. 1 is implemented. This amplifier uses four identical sections although the optimum number of sections is found to be 6. Using a smaller number of sections than the optimum number gives a better gain flatness. About 5.5 dB gain is obtained in the 2-18 GHz range. The layout of this amplifier is shown in Fig. 3 . The simulation results are shown in Fig. 4 and Fig. 5 . This amplifier has been fabricated using GECMarconi's F20 Foundry Process. This process utilizes 0.5 micron gate-length. The fabricated chip is measured using an RF probe station and a network analyzer. The measurement results are shown in Fig. 6 and Fig. 7 .
To obtain larger gain we need FETs with larger transconductances. This can be obtained from larger FETs. But, larger FETs have larger gate capacitances which means narrower bandwidth. Nevertheless, there is way of increasing the gain without decreasing the band- Fig. 7 : Measured S11, S22 and S12 the phase delay of each section. By computer optimization the lengths of these transmission lines can be optimized to give a very flat gain response. Using these considerations another amplifier is designed and fabricated. This amplifier has the same structure with the first one, as shown in Fig. 8 , but has an improved gain response (-6.5 dB). The gain of this amplifier is plotted in Fig. 9 . In a distributed amplifier, the gain is closely related to the output impedance of the active device. Since the output impedance of the device is in parallel with the voltage controlled current source, the higher the output impedance is, the higher output voltage we abtain. Cascode connection (shown in Fig. 10 ) is a way of increasing the output impedance of the active device (Fig. 12) . Another advantage of cascode connection is the increase in the isolation of the amplifier (greater than 35 dB).
CONCLUSION
Three distributed amplifiers have been designed and fabricated. The first of these fabricated amplifiers have been received and measured. The results show that the fabricated chip operates as a distributed amplifier, and works well up to 20 GHz.
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